IN THE SPECIFICATION:

Please amend the carryover paragraph between pp. 7-8 of the Specification as shown below:

—The operation of the cache coherency mechanism is discussed below in conjunction with an example. Referring now to Fig. 4, the central switch 12 includes six interconnected switches 12₁, 12₂...12₆. A given switch 12_i connects to each of the other switches 12_j through switch ports 28. The switch also connects to eight associated group switches 20 through switch ports 18. Each group switch connects, in turn, to eight associated processors 22 through switch ports 48. The processor 22₃ is the current owner of the data block and the processors 22₁, 22₂, 22₄ and 22₇ hold copies of a data block 100 in their respective caches 26. The associated home node 30₄ which is connected to the central switch 12 the associated through home port 38 of switch 12₁₄ maintains the cache coherency directory 34. For ease of understanding, only certain network connections are depicted in the drawing.—

Please amend the paragraph starting at page 9, line 15 as shown below:

—When the home node 30 receives the message from the processor 22₄ (step 600), the home node enters the cache coherency directory 34 (step 602) and produces an

invalidate message that includes the arbitration masks 4046, from the directory entry 300 for the data block 100 (step 604). The home node then sends the invalidate message over the home port 38 to the home switch 12₁ (step 606). The home switch decodes the first-level mask 406₁ and multicasts the message to the other switches 12_i through the ports 28 that correspond to the set bits 504₂, 504₄ and 504₆ of the mask. Thereafter, the switches 12_i decode the second-level arbitration mask 406₂ and direct the message through the ports 18 that correspond to the set bits 506₁, 506₃, 506₆ and 506₈. When the group of switches 20 receives the message, they consult their respective directories and/or routing tables to, as appropriate, direct the messages to the affected processors. Certain groups receive the message even though none of the affected processors are contained therein. These groups may simply ignore the messages. Alternatively, each group switch may locally broadcast the message, with the unaffected processors ignoring the message.—